Abstract-Energy efficiency drives the development of more and more complex low-power designs. Based on dynamic power management techniques, multiple voltage islands as well as a huge amount of power states are specified that have to be tested carefully. In this context, low-power design should start at an early stage using state-of-the-art system-level modeling and simulation techniques. However, there is neither a programming language nor any modeling standard that reflects variable power together with its functional side effects in a well-suited abstract manner. To overcome this limitation, we present a modeling approach on top of SystemC TLM to capture low-power design characteristics at electronic system-level. We demonstrate the usability by means of an existing open-source low-power design. The experimental results show that appropriate TLM instrumentation cause only minimal simulation overhead, but offer sufficient details to identify common low-power design errors.
I. INTRODUCTION
Greatest power optimization is usually obtained at systemlevel [1] . On the other hand, designing and verifying the lowpower intent has been considered only from RTL onwards [2] . Bridging this gap by electronic system-level (ESL) design techniques such as transaction-level modeling (TLM) allows early validation and, hence, may help to avoid cumbersome low-power design iterations.
At transaction-level, research investigations are mainly on power characterization [3, 4, 5] . The main focus is on early power analysis and estimation. For this, TLM models are annotated with power numbers gathered either from previous designs or existing implementations. Power consumption is then calculated by more or less abstract cost functions, which are fed with simulation activity and/or state based design properties. Yet a major limitation is the neglect of power intent semantic that is caused by multi-voltage capable implementation. For instance, power distribution layouts or functional disruption due to voltage variations are usually ignored. As a result, it remains challenging or inapplicable to detect malfunctions caused by low-power design measures. Traditionally, this lowpower design intent is modeled at RTL based on standards such as Unified Power Format (UPF) or Common Power Format (CPF). Both formats describe power connectivity and concepts such as data corruption, retention, and isolation. By translating appropriate specifications, power-aware simulators add cycleand register accurate models and mimic the virtual behavior of This work was partly funded by the German Ministry of Education and Research (BMBF) through the projects EffektiV (01S13022) and ARAMiS (01IS11035). In this study, we deal with the question whether today's ESL modeling techniques offer fast and accurate power intent simulation along with early specification. While few TLM approaches already exist, they still tend to over specification and do not cope with continuous accuracy (see section II). For this, we developed a TLM based low-power abstraction methodology as illustrated in Figure 1 . It relies on standard TLM components and performs system-level power intent annotation derived from abstract low-power design constraints. Main steps include an optimal instrumentation method as well as automatic low-power design elaboration. Finally, the framework guaranties fast and accurate voltage-aware simulation and enables identification of typical low-power design failures. Specifically, our contributions can be stated as follows:
• System-level power intent modeling aligned with CPF/UPF (e.g. voltage/power domains, operating conditions, power modes, etc.) • Efficient TLM instrumentation with regard to standard coding styles, i.e. core interfaces, base protocols, and black-box modeling • Voltage-aware simulation of loosely-timed models • Automatic power intent validation via built-in assertions and coverage. The rest of this paper is organized as follows. In Section II, we give an overview of related work. Afterwards, Section III describes the power intent abstraction approach. In Section IV, we present TLM annotation and simulation details, and Section V outlines our evaluation results. Finally, Section VI draws a conclusion. Designing the low-power intent is mainly related to implementation of power management (PM) structures in hardware synthesis flows. Thus, power networks and power control logic are captured at RTL [1] via hardware description languages (HDLs) such as Verilog or VHDL. For explanation, Figure 2 outlines a generic power gating scenario including two power domains of which PD_1 is a switchable one. Power up and down is controlled by a top-level signal pon and an internal power supply net vddi. As shown in Listing 1, equivalent RTL behavior can be easily accomplished and HDL pragmas (line 2,8, and 13) can be used to switch between normal and poweraware simulation mode. Presuming a synchronous clocking style and an asynchronous reset, the original behavior in instance I1 must be altered in the following way:
• If power gated, setting port outputs to their default initial value (e.g. "X" for 4-state types) • Deleting internal state for power up reset observation • Keeping priorities of power, reset, and clock signals to ensure correct sequence Nowadays, RTL simulators automatically integrate equivalent annotations for power-aware simulation. Technically, such tools identify all sequential elements inferred by RTL. Afterwards, they integrate simulation models mimicking cycleaccurate behavior for data corruption as well as retention, isolation, and level-shifting strategies. Finally, they perform voltage-level aware simulation and power intent coverage. [1] However, power-aware simulators are even slower than conventional RTL simulation and, hence, fall short on complex systemlevel scenarios. Since 2006, there exist also standardization efforts [6, 7] mainly based on donations from EDA industry. Hereby, power intent is represented in Tool Command Language (Tcl) syntax as shown in Figure 2 . Nevertheless, as the standards mainly address RTL-to-GDSII flows, their kind of low-power abstraction is not well-suited for early system-level design stages. In particular, there is neither a mapping of simulation semantic nor adequate ESL rules for concepts like retention and isolation. In case of low-power verification, as described in [8, 9] , issues such as power domain crossings and power control sequences are investigated. For this, verification engineers rely on standard RTL property checking techniques. Appropriate assertions are either implemented as simulator built-in checks or derived from user specifications in languages such as SystemVerilog or the Property Specification Language (PSL). Besides dynamic approaches, there are also formal methods [10, 11] , but still require RTL as input.
Power-aware design and verification at ESL is certainly a very novel field and there exist only few approaches. First SystemC based solutions continue to be limited to RTL coding styles. In [12] , for instance, the authors adapt the SystemC kernel for power gating simulation on top of hardware data types and clocked processes. Likewise, in [13] , they model pin and signal accurate power structures according to UPF 1.0 and execute them in conjunction with cycle-accurate SystemC models. A first discussion aligned to higher-level TLM appears in [14] . While the author provides only general remarks, [15, 16] go a step further and propose applicable solutions for specific TLM modeling scenarios. [15] extends a loosely-timed virtual platform model by means of voltage, reset-, and clock-tree integration. The authors of [16] apply UPF based power intent models for power estimation and exploration. However, both still rely on detailed supply network specifications (i.e. supply ports, nets, switches) instead of abstract voltage relationships. Consequently, their power intent models must be written by someone who has a detailed knowledge of low-power architectures, a good understanding of the power control module, and general access to the entire design. Moreover, different power supply on individual ports is not considered so far which may result in incorrect simulation outcomes. Especially, if it comes to complex hierarchy or integration of intellectual property (IP). Finally, none of the existing approaches address voltage-aware corruption semantic in a loosely-timed simulation context. Thus, accurate power intent simulation remains either detailed lock-step dependent or is left to users' skills.
III. A TRANSACTION-BASED LOW-POWER ABSTRACTION METHODOLOGY
As already mentioned, there exist standards that specify low-power intent initially in an abstract manner. However, they still lack adequate semantic above RTL for power control as well as voltage-aware functional simulation. Therefore, we define TLM directives that can be seen as extensions to these standards. In general, three ESL issues must be resolved:
• Lack of micro-architectural details • Black-box macro modeling • Loose timings and synchronization With respect to these handicaps, the linchpin of a TLM approach is the transaction. A transaction embodies a sequence of method calls from an initiator to one or multiple targets and vice versa. These methods are called on ports and are specified by interfaces associated to the ports. A port is defined at component boundary and constitutes the TLM model in terms of design elements DEs. Furthermore, a method call result in two control paths each of which can be considered as message passing. Each message may forward data in terms of incoming and outgoing signals group as payload Φ m where m is the associated message. Finally, messages of the same transaction over the same port have non-decreasing simulation time T m , i.e., T m ≤ T m+1 . Based on these characteristics, we formalize low-power abstraction as follows.
A. Architectural View
Typically, low-power intent is propagated throughout the design hierarchy [6] . Based on a current scope, all descendants are overlaid with power supply characteristics. As this already impacts system functionality, ESL models should reflect equivalent power intent as well. Consequently, we adapt the concepts of UPF power domains and supply sets to model TLM component interfaces as power domain elements. As shown in Figure 3 , a TLM power domain such as PD_CORE can be associated to a single TLM port p1, whereas the remaining proportion of instance u1 is still supplied by PD_CPU. This makes p1 a boundary element of PD_CORE and defines any other DE of u1 as boundary element of PD_CPU.
More formally, a TLM power intent model includes a set of atomic power domains PD 0 , PD 1 , . . . , PD n with ∀i : 0 ≤ i ≤ n we define PD i as a data structure with the following properties:
• L extent (PD i ) is a list of all associated design elements, i.e., the extent of
• F(PD i ) is the current frequency ratio w.r.t. maximum system frequency
is an optional pair of min. and max. transition slopes of PD i (in V/ns). Note that in contrast to UPF, a TLM power domain refers exactly to one clock domain. However, this is reasonable due to its atomic nature and, hence, a distinct mapping to standard power intent specifications.
Data Corruption
A power domain changes logic behavior due to reduction or disconnection of voltage. In [6] , adequate simulation semantic is described in terms of data corruption using the concept of "simstates". Several distinct operational levels from normal functional to non-operational are defined. As a result, signals may become unpredictable, which is defined as an instantaneous assignment of HDL default values to these signals. The extent to which corruption applies covers RTL primitives such as registers and wires as well as process sensitivities.
In contrast, TLM models lack equivalent implementation details. Thus, adoption of simstates is not straightforward. In particular, a TLM semantic has to cope with corruption extent Moreover, transactions to or from corrupted components must be accurately discarded or answered with power down response. Consequently, we abstract from standard simstates and conservatively distinguish only two transaction states, i.e., "on" and "off". In the first case, a transaction considers clock changes by multiplying the time offset with the domain frequency factor T m · F(PD), whereas in the off state it additionally mimics simstate semantic on its paths. Following these requirements, we define PD corruption semantic (see Equation 1) per communication message m = {m call , m return } and corruption behavior discard (x ) as well as error (x ) of data Φ m . Function discard (x ) prevents undesired data propagation on call paths, whereas error (x ) informs initiators about insufficient power supply on return. For practical implementation, there are several options based on meta data modifications (e.g. TLM_IGNORE_COMMAND or TLM_INCOMPLETE_RESPONSE) or ignorable payload extensions, but it should not be restricted at this point.
corrupt(PD, m, Φ
Protection Each power domain represents also a physical chip area, and even being switchable, such areas remain connected. Hence, in order to avoid the propagation of floating values in case of power down, isolation is necessary. Additionally, power domains may operate at different voltage ranges. In this case, also level-shifters must be inserted for translating data values from lower to higher voltage levels and vice versa. At TLM, proper models should hold the following characteristics. They have to reflect the power domain for which they are defined PD as well as their dedicated power supply PD sup . In case of isolation, also so called data clamping must be perceptible and unique. For this, proper functionality clamp(x ) overlays the underlying transaction data with a predefined value. In case of level-shifting, only corruption must be distinguished as appropriate cell behavior logically acts as simple buffering. For space reasons, we illustrate only our TLM isolation model (Equation 2). At this point, we assume automatic enabled isolation which is quite sufficient for early power intent evaluation. However, if focus is on power management control implementation, an isolation enable condition can easily be added.
State Retention
In case of power gating, component states are usually lost. For this, State Retention Power Gating (SRPG) maintains state information that cannot easily be recomputed on power up. Regardless of the implementation method, i.e. either software or hardware-based, state retention is typically accomplished in two ways: partial or total. A partial strategy focuses mainly on individual registers, whereas total retention addresses entire power domains. However, consistent TLM retention modeling is critical due to the lack of micro-architecture details and a limited access at component boundaries. Hence, real data preservation is not applicable without to much restrictions to coding styles. Moreover, as internal register corruption is not simulated, retention functionality seems dispensable. Naturally, this raises the question to what extent retention modeling makes sense. Therefore, asserting retention control events as shown in Equation 3 by save() and restore() directives is a reasonable compromise as it enables retention delay modeling and also indicates wrong or overlapping save sc and restore rc control command sequences.
B. Operational View
While power domains are static in nature, power supply may also vary over time. Based on DVS and power gating, system portions operate at different and dynamic changing voltage levels. Respectively, the individual system components may switch between several power states. This power state space can be described in a Power State Table ( PST), which defines the legal power state combinations that can occur. At system-level, such power state specification often results in state explosion and must be captured in a hierarchical definition. For this, power states are defined at different low-power abstraction levels, namely on power domains, supply sets, and supply nets. Obviously, a TLM abstraction relies in particular on power domains. In addition, power state control plays an important role. Currently, there exist two modeling practices. On the one hand, control is accomplished at the supply network level. For this, power states are invoked on objects such as supply nets, ports and power switches. On the other hand, some specifications utilize RTL expressions as design states may be the only modeled aspect to determine a domains' power state. In this context, power management logic and associated wires determine power domains and supply set states on individual signal updates. However, both approaches do not really fit with TLM. For instance, prior to having an implementation model, a supply network may not or only partially be defined. Likewise, adequate PM functionality may not be available.
In contrast, we apply a power domain based and mode driven control semantic throughout the system hierarchy. As shown in Figure 4 , the foundation is a set of operating conditions OCs. Each OC identifies a tuple of power characteristics, namely voltage, frequency, and the simstate, i.e., "on" or "off". Furthermore, a set of power modes M s model coherent PSTs with first as default mode which applies unless no other mode is specified. A power mode includes a collection of power domains and associated OCs where each pair forms a power domain state. Power modes in different PSTs may also be non-mutually exclusive, i.e., a mode can be associated with or span multiple other modes. Thus, a TLM model may be simultaneously in more than one power mode which reduces the overall modeling effort to linear a function of OCs and M s. Finally, a set of transition edges T 0 , T 1 , . . . , T m define valid mode transitions by its starting and end mode.
C. Physical View
Due to low-power design intent, additional physical effects may impact system integrity. When a power down event happens, power switching is usually not instantaneous according to internal capacities and the nature of technology. Similarly, the process of turning on requires time that cannot be ignored by system-level modeling and simulation. Consequently, a TLM sufficient transition delay model must be derived that provides voltage-level accuracy without over-specification. For this, Figure 5 illustrates a typical power mode switching sequence and outlines, even simplified, the voltage progress of a power domain over time Vdd (t). The important timing instants are t 0 as the time of the control event and t 1 as actual mode switching time. The considerable voltage transition delay T x is defined as the difference between both points in time. Unfortunately, exact timings are always implementation dependent and, hence, can only be estimated at time of modeling. For this, a common abstraction is the linear approximation of voltage transitions characterized by the slope σ = Δ Vdd /Δt with voltage step ΔVdd per time resolution Δt. Moreover, such rates may be defined as restrictions of minimum σ min and maximum σ max boundaries for later implementation. Based on these constraints, we define an abstract voltage transition delay model as shown in Equation 4 . If a maximum slope σ max is defined, we denote the 
By default, proper simulation should apply worst case transition scenarios for conservative low-power abstraction. This implies Tx max for power mode switching. As a result, a TLM model may corrupt more often than the actual implementation, but never maintains normal functionality if a later implementation would not.
IV. POWER INTENT SIMULATION
Our power-aware TLM simulation front-end incorporates several tasks; (i) power intent extraction, (ii) non-intrusive TLM model instrumentation, and (iii) efficient cosimulation to reflect voltage related functional deviations. We already published a proof of concept framework in [17] based on IEEE 1801-2013 (UPF) parsing and a SystemC class library of low-power design constructs. Hence, we automatically translate UPF compliant specifications into executable power intent models parallel to the TLM design. In this section, we introduce an automatic TLM instrumentation process and a synchronization scheme that enable accurate voltage based simulation of both approximatelyand loosely-timed computation models.
A. TLM Instrumentation
In order to cosimulate a TLM design and its power intent model, TLM transactions must be permanently observed. We provide this by instantiating transaction monitors. A transaction monitor executes like a TLM interconnect that forwards transaction data from an initiator to a target and vice versa. Additionally, we extend its functionality to update a power intent model by following the observer pattern. An example is illustrated in Figure 6 . The sample TLM design contains one Figure 6 . TLM design instrumentation based on power domain hierarchy master and one slave entity which communicate over a portinterface pair. Low-power intent is built upon a set of 4 nested power domains which add additional power domain hierarchy to the functional design. The composition implies four power domain crossings (PDCs) on the transaction path and, thus, also four transaction delegates. A delegate maintains a list of power intent objects, registered as observers, and notifies them by calling their update functions. Obviously, this will reduce simulation performance, even if control return immediately. Fortunately, due to correlation of power domains and modes, the amount of power intent notifications can be systematically reduced. However, as power domains and power modes increase, it becomes impractical to manually perform such an analysis. For this, we propose an automatic solution to determine the minimal requirements. We identify essential notifications by traversing power modes together with all potential PDCs. The goal is to derive the power domain semantic with regard to its impact on passed TLM transactions. For instance, considering the modes and power domain composition from Figure 4 , the result of such a PDC analysis is shown in Figure 7 . Each cell in the table describes a PDC scenario either within the same or between different power domains. The cell content encodes power intent model objects to be updated whenever a TLM transaction passes. When superimposed with the actual TLM design what's expected is a sparse matrix (bold black cells) that defines the minimal set of power intent aspects to be integrated in TLM.
Algorithm 1 illustrates in extracts how such a PDC plan is produced. For calculating the current mode M , it traverses a given hierarchical power mode set via depth-first search (DFS). Starting point is a first found default power mode from one of the top-level PSTs. Afterwards, the algorithm loops through all PDC alternatives in the incremental constructed power domain ... ...
12:
if PDfrom != PDto then updatePDC(PDfrom,PDto) |= mask 22: end for 23: end for list and calculates a bit mask based on operating conditions of the source PD from and sink PD from domain pair. Frequency, corruption, and retention management is evaluated on a single power domain basis (line 5, 9). Isolation and level-shifting in contrast (lines 15, 18) perform always between power domains. However, due to space limitations, only the source side calculation for frequency, voltage, and retention is outlined, whereas level-shifting is only hinted at.
Around this PDC analysis algorithm, we implemented an automatic TLM instrumentation flow. First, syntactical analysis parses a given TLM model and extracts its architectural design information. Currently, it is performed by a customized version of an open-source SystemC analyzer [18] , but other TLM extraction tools might also be deployed. Using the tools' backend API, the process traverses an elaborated SystemC object tree and stores a structural subset in an internal intermediate representation (IR). Major elements are modules, ports, and connections as well as their composition and linkage. The actual annotation occurs in a subsequent stage based on code generation directives added to the IR. Initially, all modules and ports are decorated according to their power domain membership derived from extend information of power domains. Afterwards, the routine annotates connections with monitoring directives according to the number of identified PDCs. A parallel look-up into the PDC plan adds then the observer registration instructions for each monitor directive. Finally, IR synthesis relies on a code generation procedure that builds the instrumented SystemC model. For this, we adapt an in-house SystemC code generator to the IR format.
B. Voltage-Aware Simulation
One advantage of TLM is the ability to speed-up simulation performance of complex system designs. For this, it abstracts communication protocols in terms of transactions and defines two coding styles: an approximately-timed (AT) and a looselytimed (LT) coding style. TLM-AT breaks a transaction down to individual request and response phases and implies lockstep process synchronization at each phase. TLM-LT uses transactions corresponding to complete bus transfers and allows processes to run ahead of simulation time. To ensure that a thread does not run away, the TLM standard defines a concept called quantum which is the greatest amount of local time that a process may differ from global simulation time. True voltage-aware simulation assumes that SystemC entities that participates in a transaction are aware of ongoing power domain states. In other words, transaction simstates must be updated at right time. If, for instance, a component reads from a location that is actually switched off, it will get a normal reply instead of the correct power down response. Obviously, which is not acceptable in terms of functional simulation and validation. Prevention by traditional approaches results usually in SystemC processes synchronizing before and after each word transfer. As a result, frequent context switching would reduce simulation performance to TLM-AT. However, in early design stages, TLM-AT models may be too slow, so that TLM-LT is almost the preferred and provided compromise. In this context, we developed a simulation scheme that covers power domain state changes efficiently during runtime. Based on adaptive poweraware synchronization points (PASPs), it works as follows.
Existing TLM-LT models integrate so called quantumkeepers by default. They perform synchronization if an accumulated time offset exceeds the process quantum which again is derived from a firm global quantum period. Hence, a quantumkeeper by itself is not applicable for variable synchronization needs. Consequently, we overlay existing behavior and compute power-aware quantum periods with regard to PASPs. With this approach, TLM components become untimed and the synchronization task is forced to power intent models. Before simulation starts, each power domain receives its initial PASP based on the default power state and the successor state with smallest voltage deviation. If this voltage value is divided by the domain's maximum transition rate (see subsection III-A), the resulting time interval determines the process quantum. Subsequently, next synchronization needs are calculated by means of runtime domain states and future PASPs. As illustrated in Algorithm 2 a preceding synchronization (line 2) and a local time reset (line 3) are premise. The need for both is checked at each transaction message by a simple time progress comparison. The computation of the next PASP (see Algorithm 3) is either based on the end time of an ongoing power domain transition or on the earliest possible switching time of current power domain state. Surely, in both cases the global quantum must still be considered as upper bound. Overall, the operations are simple constant accesses to power domain variables. Thus, the algorithm is more efficient than explicit synchronization due to SystemC's context switching overhead. Finally, power-aware simulation using our synchronization scheme requires no kernel modification and is faster than lock-step TLM-AT.
Algorithm 3 Compute next synchronization point (PASP)
Require
V. EVALUATION
This section describes performance results and discusses usability in terms of validation capabilities. For our experiments, we apply a low power RTL design [19] which was translated one-to-one to SystemC TLM. Although, contradictory to the original idea of TLM abstraction, it preserved communication emphasis and, thus, is most suitable for investigations on communication based annotations.
A. Experimental Setup
As shown in figure 8 , the system is composed of five successive components and produces a binary-coded output via sequence detection on a linear feedback shift register. By using the proof-of-concept library from Accellera, each component has been equipped with in-and outgoing blocking TLM interfaces. Furthermore, we wrapped the behavior of each component into a single SystemC thread. Each process is also coded in a loosely-timed (TLM-LT) variant with quantum-keeping as well as a cycle-accurate (TLM-CA) variant with explicit synchronization. In both cases computation, communication, and synchronization is hooked on clock periods based on the frequency provided over the multiplexer. Additional low-power intent is based on six power domains in a two level hierarchy and power management logic like isolation, retention, and level-shifting. According to this, the TLM design instantiates a number of transaction delegates and registers appropriate observers within the power intent model. Overall, there is one wake-up power domain and five switchable subdomains, one for each component. The power domain of the multiplexer is either in "on-high" or "off". The remaining four subdomains, receiving same frequency and reset inputs, are either "on-high","on-low". or "off". Due to this, it spans a total number of 162 (2 · 3 4 ) potential power state combinations.
B. Performance Analysis And Applicability Study
As a synthetic test scenario, we implemented a stimulus pattern that covers the complete range of power state combinations and validates the design functionality in each step. In a first experiment, we compared pure functional with poweraware simulation using the TLM-CA model variant. Figure 9 (a) shows the results in terms of CPU time normalized to the pure functional simulation time. We see that pure power intent simulation overhead is close to a factor of two. According to our experiences, this complies with the execution overhead of stateof-the-art power-aware RTL simulators compared to functional ones. In a second experiment, we analyzed performance impacts on more abstract TLM scenarios, i.e., using a loosely-timed coding style. For this, we applied the TLM-LT model with a global quantum value able to simulate the sequence detection rate. Power-aware simulation was then performed by several synchronization constraints. In particular, we simulated with different power intent completeness in order to cover typical design corner cases. Based on variations of power domain transition slopes, we built the following scenarios. In (i), we assumed that designers were not able to define any power domain characteristics. This is a typical case in very early design phases starting from scratch in a top-down fashion. The result is extra synchronization at each communication message which equals TLM-CA. In (ii), we constrained half of the power domains and in (iii) we simulate fully specified. Latter scenarios represent development stages down a typical low-power design flow. In worst case, performance decreases about 30% due to extra computation times for algorithms 2 and 3. However, if power intent specifications become more complete, the overhead reduces significantly close to that of the original functional models. The previous experiments still rely on exhaustive sequences of power intent notifications conducted within each transaction monitor. To evaluate the impact of PDC related instrumentation, we executed also the optimized TLM model versions. Figure 9 (b) illustrates the gained speedups. Obviously, acceleration depends on power modes, power domain composition, and communication frequency. However, in average we reached a performance increase of about 17%. Traditionally, dynamic low-power verification is based on property checking using executable RTL models. For this, power-aware RTL simulators provide built-in checkers to assist low-power design verification. Usually, these checkers are RTL logic and automatically inserted into the model. For comparison, we implemented proper rules into our TLM simulation frontend. Thereby, only rules verifiable at PASPs are considered. A survey of assertions performed by our framework is shown in table I. Hereby, we distinguish ESL and implementation dependent (RTL) checks as latter require information either not modeled in TLM specifications or not accessible from interfaces of components. As a result, our simulation front-end covers up to 67% of the overall amount checks and, hence, reduces later RTL verification space.
VI. CONCLUSION
First low-power design decisions are usually made at systemlevel. Therefore, we propose a low-power abstraction methodology by simulating architectural low-power design intent in combination with standard SystemC TLM specifications. Hence, we solve an ESL design gap to reflect power supply effects in an abstract but functional accurate manner. In summary, we made the following contribution. First, we extend a recent low-power design and verification standard, i.e., IEEE 1801 ™-2013 (UPF), with TLM directives. Second, we proposed efficient TLM instrumentation based on power domain correlations. Finally, we implemented dynamic power intent overlay considering both complex component reuse and free choice of TLM coding styles. Our evaluation has shown that a cycle-accurate TLM simulation overhead is comparable with the run-time overhead of power-aware execution in existing RTL simulators. At this level, proper annotated models achieve wall clock times that are at worst about 2 times slower than their original counterparts.
However, as annotations are mainly communication dependent, model performances benefit with further TLM abstraction. For this, the approach considers power state accuracy in a "looselytimed" simulation context, but consumes less execution time than detailed lock-step synchronization. In the end, validation capabilities has been approved. Thereby, up to 67% of built-in checks derived from state-of-the-art RTL reference simulators could be incorporated.
